

HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE <ECE(VLSI)>

M. Tech 1st Year 1st Semester

SESSION: 2023-2024


DAY	9.00 AM – 9.55 AM	9.55 AM – 10.50 AM	10.50 AM – 11.45 AM	11.45 AM – 12.25 PM	12.25 PM – 1.20 PM	1.20 PM – 2.15 PM	2.15 PM – 3.10 PM	3.10 PM – 4.05 PM	4.05 PM – 5.00 PM	5.00 PM – 5.55 PM
MON	L/VLSI5101/KD/ICT614	L/VLSI5132/TC/ICT614	L/VLSI5102/SJ/ICT614		MENTORING/ICT 614					
TUE	L/VLSI5102/SJ/ICT614	L/VLSI5142/SP/ICT614	LIBRARY							
WED	L/VLSI5101/KD/ICT614		L/VLSI5142/SP/ICT614		LAB/VLSI5151/PS/ICT602/PS*					
THU	L/VLSI5132/TC/ICT614	L/ECEN5103/MK/ICT612				LAB/VLSI5152/AS/ICT602/AR*				
FRI	L/VLSI5102/SJ/ICT614	L/DIMA5116/SR/CB 418			L/VLSI5142/SP/ICT614	L/VLSI5132/TC/ICT614				

To be Effective from the date of commencement of First year classes
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination
Students should target 100% attendance


Member



HOD



Principal



HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE
<ECE(VLSI)>

M. Tech 1st Year 1st Semester

SESSION: 2023-2024


INITIALS	FULLNAME	DEPT	INITIALS	FULLNAME	DEPT
KD	KRISHANU DUTTA	ECE	PS*	PRITAM SAHU	ECE
MK	MOUSIKI KAR	ECE	AR*	ADITI ROY	ECE
SJC	SUBHRAJIT CHAKRABORTY	ECE			
TC	TAPAS CHAKRABORTY	ECE			
SP	SRABANTI PANDIT	ECE			
PS	PRATIMA SHAW	ECE			
SR	SIULI ROY	IT			


To be Effective from the date of commencement of First year classes
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination
Students should target 100% attendance

Member



HOD



Principal


HERITAGE INSTITUTE OF TECHNOLOGY

TIME TABLE <ECE(VLSI)>

M. Tech Year 1st Semester

SESSION: 2023-2024

COURSE STRUCTURE:

COURSE STRUCTURE IN
M.Tech. VLSI
1st. Year, Semester I

A. Theory								
Sl. No.	Course Type	Code	Course Title	Contact Hours/Week				Credits
				L	T	P	Total	
1	Professional core 1	VLSI5101	Digital VLSI IC Design	3	0	0	3	3
2	Professional core 2	VLSI5102	Embedded Systems Design	3	0	0	3	3
3	Professional Elective PE-1	VLSI5131	DSP For VLSI System	3	0	0	3	3
		VLSI5132	VLSI IC Fabrication					
4	Professional Elective PE-2	VLSI5141	CAD of Digital System	3	0	0	3	3
		VLSI5142	Modelling of VLSI Device					
5	Mgt. Group	ECEN5103	Research Methodology and IPR	2	0	0	2	2
6	Audit 1	DIMA5116	Disaster Management	2	0	0	2	0
		INCO5117	Constitution of India					
		PDL5118	Personality Development					
		YOGA5119	Stress Management by Yoga					
		SANS5120	Sanskrit for Technical Knowledge					
Total of Theory				16	0	0	16	14


B. Practical								
1	Professional Core Lab1	VLSI5151	Digital VLSI IC Design Lab	0	0	4	4	2
2	Professional Core Lab2	VLSI5152	Embedded Systems Design Lab	0	0	4	4	2
Total of Practical				0	0	8	8	4
Total of Semester				16	0	8	24	18

To be Effective from the date of commencement of First year classes
A minimum of 75% attendance is mandatory for being eligible to sit for the End-Semester Examination
Students should target 100% attendance

Member



HOD



Principal

